View M95M01-RMN6TG_6696573.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

july 2009 doc id 13264 rev 7 1/41 1 m95m01-r m95m01-w 1 mbit serial spi bus eeprom with high speed clock features compatible with spi bus serial interface (positive clock spi modes) schmitt trigger inputs for enhanced noise margin single supply voltage: 1.8 v to 5.5 v high speed ? 5 mhz clock rate ? 5 ms write time status register hardware protection of the status register byte and page write (up to 256 bytes) self-timed programming cycle adjustable size read-only eeprom area enhanced esd protection more than 1 000 000 write cycles more than 40-year data retention packages ? ecopack? (rohs compliant) so8n (mn) 150 mils width so8w (mw) 208 mils width wlcsp (cs) www.st.com
contents m95m01-r, m95m01-w 2/41 doc id 13264 rev 7 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.1 serial data output (q) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.2 serial data input (d) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 serial clock (c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4 chip select (s ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.5 hold (hold ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.6 write protect (w ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.7 v cc supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.8 v ss ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3 connecting to the spi bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.1 spi modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4 operating features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1 supply voltage (v cc ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1.1 operating supply voltage v cc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1.2 device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1.3 power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1.4 power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.2 active power and standby power modes . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.3 hold condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.4 status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.5 data protection and protocol control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5 memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.1 write enable (wren) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.2 write disable (wrdi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6.3 read status register (rdsr) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.3.1 wip bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
m95m01-r, m95m01-w contents doc id 13264 rev 7 3/41 6.3.2 wel bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.3.3 bp1, bp0 bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.3.4 srwd bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.4 write status register (wrsr) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.5 read from memory array (read) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6.6 write to memory array (write) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 7 ecc (error correction code) and write cyclin g . . . . . . . . . . . . . . . . . . . 26 8 power-up and delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.1 power-up state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.2 initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 9 maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 10 dc and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 11 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 12 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 13 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
list of tables m95m01-r, m95m01-w 4/41 doc id 13264 rev 7 list of tables table 1. signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 table 2. write-protected block size . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 3. instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4. status register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 5. protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 6. address range bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 7. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 8. operating conditions (m95m01-r6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 9. operating conditions (m95m01-w3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 10. ac measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 11. capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 12. dc characteristics (m95m01-r6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 13. dc characteristics (m95m01-w3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 14. ac characteristics (m95m01-r6 and m95m01-w3, v cc ? 2.5 v) . . . . . . . . . . . . . . . . . . . 31 table 15. ac characteristics (m95m01-r6, v cc < 2.5 v). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 16. so8 narrow ? 8 lead plastic small outline, 150 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 17. so8w ? 8 lead plastic small outline, 208 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 18. wlcsp ? 8 bump wafer length chip scale package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 19. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 20. available products (package, voltage range, temperature grade) . . . . . . . . . . . . . . . . . . . 39 table 21. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
m95m01-r, m95m01-w list of figures doc id 13264 rev 7 5/41 list of figures figure 1. logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. so connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 3. wlcsp connections (bottom view, bump side) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 4. bus master and memory devices on the spi bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 figure 5. spi modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 6. hold condition activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 7. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 8. write enable (wren) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 6 figure 9. write disable (wrdi) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 10. read status register (rdsr) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 11. write status register (wrsr) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 12. read from memory array (read) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 13. byte write (write) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 14. page write (write) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 figure 15. ac measurement i/o waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 figure 16. serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 17. hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 18. serial output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 19. so8 narrow ? 8 lead plastic small outline, 150 mils body width, package outline . . . . . . . 35 figure 20. so8w ? 8 lead plastic small outline, 208 mils body width, package outline. . . . . . . . . . . . 36 figure 21. wlcsp ? 8 bump wafer length chip scale package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
description m95m01-r, m95m01-w 6/41 doc id 13264 rev 7 1 description the m95m01-r and m95m01-w are electrically erasable programmable memory (eeprom) devices. they are accessed by a high speed spi-compatible bus. the memory array is organized as 131 072 8 bit. it can also be seen as 512 pages of 256 bytes each. the device is accessed by a simple serial interface that is spi-compatible. the bus signals are c, d and q, as shown in ta b l e 1 and figure 1 . the device is selected when chip select (s ) is taken low. communications with the device can be interrupted using hold (hold ). figure 1. logic diagram table 1. signal names signal name function direction c serial clock input d serial data input input q serial data output output s chip select input w write protect input hold hold input v cc supply voltage v ss ground ai01789c s v cc m95xxx hold v ss w q c d
m95m01-r, m95m01-w description doc id 13264 rev 7 7/41 figure 2. so connections 1. see section 11: package mechanical data for package dimensions, and how to identify pin-1. figure 3. wlcsp connections (bottom view, bump side) d v ss c hold q s v cc w ai01790d m95xxx 1 2 3 4 8 7 6 5 v cc v ss s cl d q hold s w a i16066
signal description m95m01-r, m95m01-w 8/41 doc id 13264 rev 7 2 signal description during all operations, v cc must be held stable and within the specified valid range: v cc (min) to v cc (max). all of the input and output signals must be held high or low (according to voltages of v ih , v oh , v il or v ol , as specified in ta b l e 1 2 ). these signals are described next. 2.1 serial data output (q) this output signal is used to transfer data serially out of the device. data is shifted out on the falling edge of serial clock (c). 2.2 serial data input (d) this input signal is used to transfer data serially into the device. it receives instructions, addresses, and the data to be written. values are latched on the rising edge of serial clock (c). 2.3 serial clock (c) this input signal provides the timing of the serial interface. instructions, addresses, or data present at serial data input (d) are latched on the rising edge of serial clock (c). data on serial data output (q) ch anges after the fa lling edge of serial clock (c). 2.4 chip select (s ) when this input signal is high, the device is de selected and serial data output (q) is at high impedance. unless an internal write cycle is in progress, the device will be in the standby power mode. driving chip select (s ) low selects the device, placing it in the active power mode. after power-up, a falling edge on chip select (s ) is required prior to the start of any instruction. 2.5 hold (hold ) the hold (hold ) signal is used to pause any serial communications with the device without deselecting the device. during the hold conditio n, the serial data output (q) is high impedance, and serial data input (d) and serial clock (c) are don?t care. to start the hold condition, the device must be selected, with chip select (s ) driven low.
m95m01-r, m95m01-w signal description doc id 13264 rev 7 9/41 2.6 write protect (w ) the main purpose of this input signal is to freeze the size of the area of memory that is protected against write instructions (as specified by the values in the bp1 and bp0 bits of the status register). this pin must be driven either high or low, and must be stable during all write instructions. 2.7 v cc supply voltage v cc is the supply voltage. 2.8 v ss ground v ss is the reference for the v cc supply voltage.
connecting to the spi bus m95m01-r, m95m01-w 10/41 doc id 13264 rev 7 3 connecting to the spi bus these devices are fully compatible with the spi protocol. all instructions, addresses and input data bytes are shifted in to the device, most significant bit first. the serial data input (d) is sampled on the first rising edge of the serial clock (c) after chip select (s ) goes low. all output data bytes are shifted out of the device, most significant bit first. the serial data output (q) is latched on the first falling edge of the serial clock (c) after the instruction (such as the read from memory array and read status register instructions) have been clocked into the device. figure 4. bus master and memory devices on the spi bus 1. the write protect (w ) and hold (hold ) signals should be driven high or low as appropriate. figure 4 shows an example of three memory devices connected to an mcu, on an spi bus. only one device is selected at a time, so only one device drives the serial data output (q) line at a time, the other devices are high impedance. the pull-up resistor r (represented in figure 4 ) ensures that no device is selected if the bus master leaves the s line in the high impedance state. in applications where the bus master might enter a state where the whole input/output spi bus is high-impedance at a given time (for example, if the bus master is reset during the transmission of an instruction), the clock line (c) must be connected to an external pull- down resistor so that, if all inputs/outputs become high impedance, the c line is pulled low (while the s line is pulled high). this ensures that s and c do not become high at the same time, and so, that the t shch requirement is met. the ty pical value of r is 100 k ? . ai12836b spi bus master spi memory device sdo sdi sck cqd s spi memory device cqd s spi memory device cqd s cs3 cs2 cs1 spi interface with (cpol, cpha) = (0, 0) or (1, 1) w hold w hold w hold rr r v cc v cc v cc v cc v ss v ss v ss v ss r
m95m01-r, m95m01-w connecting to the spi bus doc id 13264 rev 7 11/41 3.1 spi modes these devices can be driven by a microcontroller with its spi peripheral running in either of the two following modes: cpol=0, cpha=0 cpol=1, cpha=1 for these two modes, input data is latched in on the rising edge of serial clock (c), and output data is available from th e falling edge of serial clock (c). the difference between the two modes, as shown in figure 5 , is the clock polarity when the bus master is in standby mode and not transferring data: c remains at 0 for (cpol=0, cpha=0) c remains at 1 for (cpol=1, cpha=1) figure 5. spi modes supported ai01438b c msb cpha d 0 1 cpol 0 1 q c msb
operating features m95m01-r, m95m01-w 12/41 doc id 13264 rev 7 4 operating features 4.1 supply voltage (v cc ) 4.1.1 operating supply voltage v cc prior to selecting the memory and issuing instructions to it, a valid and stable v cc voltage within the specified [v cc (min), v cc (max)] range must be applied (see ta b l e 8 .). this voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle (t w ). in order to secure a stable dc supply voltage, it is recommended to decouple the v cc line with a suitable capacitor (usually of the order of 10 nf to 100 nf) close to the v cc /v ss package pins. 4.1.2 device reset in order to prevent inadvertent write operations during power-up, a power on reset (por) circuit is included. at power-up, the device does not respond to any instruction until v cc reaches the internal reset threshold voltage (this threshold is lower than the minimum v cc operating voltage defined in ta b l e 8 . when v cc passes over the por threshold, the device is reset and in the following state: in standby power mode deselected (note that, to be executed, an instruction mu st be preceded by a falling edge on chip select (s )) status register value: ? the write enable latch (wel) is reset to 0 ? write in progress (wip) is reset to 0 ? the srwd, bp1 and bp0 bits remain unchanged (non-volatile bits) when v cc passes over the por threshold, the device is reset and enters the standby power mode. the device must not be accessed until v cc reaches a valid and stable v cc voltage within the specified [v cc (min), v cc (max)] range defined in ta bl e 8 . 4.1.3 power-up conditions when the power supply is turned on, v cc rises continuously from v ss to v cc . during this time, the chip select (s ) line is not allowed to float but should follow the v cc voltage, it is therefore recommended to connect the s line to v cc via a suitable pull-up resistor (see figure 4 ). in addition, the chip select (s ) input offers a built-in safety feature, as the s input is edge- sensitive as well as level-sensitive: after power-up, the device does not become selected until a falling edge has first been detected on chip select (s ). this ensures th at chip select (s ) must have been high, prior to going low to start the first operation. the v cc voltage has to rise continuously from 0 v up to the minimum v cc operating voltage defined in ta bl e 8 and the rise time must not vary faster than 1 v/s.
m95m01-r, m95m01-w operating features doc id 13264 rev 7 13/41 4.1.4 power-down during power-down (continuous decrease in the v cc supply voltage below the minimum v cc operating voltage defined in ta b l e 8 ), the device must be: deselected (chip select s should be allowed to fo llow the voltage applied on v cc ) in standby power mode (there should not be any internal write cycle in progress). 4.2 active power and standby power modes when chip select (s ) is low, the device is selected, and in the active power mode. the device consumes i cc , as specified in ta b l e 1 2 . when chip select (s ) is high, the device is deselected. if a write cycle is not currently in progress, the device then goes in to the standby power mode, and the device consumption drops to i cc1 . 4.3 hold condition the hold (hold ) signal is used to pause any serial communications with the device without resetting the clocking sequence. during the hold conditio n, the serial data output (q) is high impedance, and serial data input (d) and serial clock (c) are don?t care. to enter the hold condition, the device must be selected, with chip select (s ) low. normally, the device is kept selected, for the whole duration of the hold condition. deselecting the device while it is in the hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress. the hold condition starts when the hold (hold ) signal is driven low at the same time as serial clock (c) already being low (as shown in figure 6 ). the hold condition ends when the hold (hold ) signal is driven high at the same time as serial clock (c) already being low. figure 6 also shows what happens if the rising and falling edges are not timed to coincide with serial clock (c) being low. figure 6. hold condition activation ai02029d hold c hold condition hold condition
operating features m95m01-r, m95m01-w 14/41 doc id 13264 rev 7 4.4 status register figure 7 shows the position of the status register in the control logic of the device. the status register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. see section 6.3: read stat us register (rdsr) for a detailed description of the status register bits 4.5 data protection and protocol control non-volatile memory devices can be used in environments that are particularly noisy, and within applications that could experience problems if memory bytes are corrupted. consequently, the device features the following data protection mechanisms: write and write status register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution. all instructions that modify data must be preceded by a write enable (wren) instruction to set the write enable latch (wel) bit. this bit is returned to its reset state by the following events: ?power-up ? write disable (wrdi) instruction completion ? write status register (wrsr) instruction completion ? write (write) instruction completion the block protect (bp1, bp0) bits in the status register allow part of the memory to be configured as read-only. the write protect (w ) signal allows the block protect (bp1, bp0) bits of the status register to be protected. for any instruction to be accepted, and executed, chip select (s ) must be driven high after the rising edge of serial clock (c) for the last bit of the instruction, and before the next rising edge of serial clock (c). two points need to be noted in the previous sentence: the ?last bit of the instruction? can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for read status register (rdsr) and read (read) instructions). the ?next rising edge of serial clock (c)? might (or might not) be the next bus transaction for some other device on the spi bus. table 2. write-protected block size status register bits protected block array addresses protected bp1 bp0 0 0 none none 0 1 upper quarter 1 8000h - 1 ffffh 1 0 upper half 1 0000h - 1 ffffh 1 1 whole memory 0 0000h - 1 ffffh
m95m01-r, m95m01-w memory organization doc id 13264 rev 7 15/41 5 memory organization the memory is organized as shown in figure 7 . figure 7. block diagram ai01272c hold s w control logic high voltage generator i/o shift register address register and counter data register 1 page x decoder y decoder c d q size of the read only eeprom area status register
instructions m95m01-r, m95m01-w 16/41 doc id 13264 rev 7 6 instructions each instruction starts with a si ngle-byte code, as summarized in ta bl e 3 . if an invalid instruction is sent (one not contained in ta b l e 3 ), the device automatically deselects itself. 6.1 write enable (wren) the write enable latch (wel) bit must be set prior to each write and wrsr instruction. the only way to do this is to send a write enable instruction to the device. as shown in figure 8 , to send this instruction to the device, chip select (s ) is driven low, and the bits of the instruction byte are shifted in, on serial data input (d). the device then enters a wait state. it waits for a the device to be deselected, by chip select (s ) being driven high. figure 8. write enable (wren) sequence table 3. instruction set instruction description instruction format wren write enable 0000 0110 wrdi write disable 0000 0100 rdsr read status register 0000 0101 wrsr write status register 0000 0001 read read from memory array 0000 0011 write write to memory array 0000 0010 c d ai02281e s q 2 1 34567 high impedance 0 instruction
m95m01-r, m95m01-w instructions doc id 13264 rev 7 17/41 6.2 write disable (wrdi) one way of resetting the write enable latch (wel) bit is to send a write disable instruction to the device. as shown in figure 9 , to send this instruction to the device, chip select (s ) is driven low, and the bits of the instruction byte are shifted in, on serial data input (d). the device then enters a wait state. it waits for a the device to be dese lected, by chip select (s ) being driven high. the write enable latch (wel) bit, in fact, becomes reset by any of the following events: power-up wrdi instruction execution wrsr instruction completion write instruction completion. figure 9. write disable (wrdi) sequence c d ai03750d s q 2 1 34567 high impedance 0 instruction
instructions m95m01-r, m95m01-w 18/41 doc id 13264 rev 7 6.3 read status register (rdsr) the read status register (rdsr) instruction allows the status register to be read. the status register may be read at any time, even while a write or write status register cycle is in progress. when one of these cycles is in progress, it is recommended to check the write in progress (wip) bit before sending a new instruction to the device. it is also possible to read the status register continuously, as shown in figure 10 . the status and control bits of the status register are as follows: 6.3.1 wip bit the write in progress (wip) bit indicates whet her the memory is busy with a write or write status register cycle. when set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress. 6.3.2 wel bit the write enable latch (wel) bit indicates the status of the internal write enable latch. when set to 1 the internal write enable latch is set, when set to 0 the internal write enable latch is reset and no write or write status register instruction is accepted. 6.3.3 bp1, bp0 bits the block protect (bp1, bp0) bits are non-volatile. they define the size of the area to be software protected against write instructions. these bits are written with the write status register (wrsr) instruction. when one or both of the block protect (bp1, bp0) bits is set to 1, the relevant memory area (as defined in ta bl e 4 ) becomes protected against write (write) instructions. the block protect (bp1, bp0) bits can be written provided that the hardware protected mode has not been set. 6.3.4 srwd bit the status register write disable (srwd) bit is operated in conjunction with the write protect (w ) signal. the status register write disable (srwd) bit and write protect (w ) signal allow the device to be put in the hardware protected mode (when the status register write disable (srwd) bit is set to 1, and write protect (w ) is driven low). in this mode, the non-volatile bits of the status register (srwd, bp1, bp0) become read-only bits and the write status register (wrsr) instruction is no longer accepted for execution. table 4. status register format b7 b0 srwd 0 0 0 bp1 bp0 wel wip status register write protect block protect bits write enable latch bit write in progress bit
m95m01-r, m95m01-w instructions doc id 13264 rev 7 19/41 figure 10. read status register (rdsr) sequence c d s 2 1 3456789101112131415 instruction 0 ai02031e q 7 6543210 status register out high impedance msb 7 6543210 status register out msb 7
instructions m95m01-r, m95m01-w 20/41 doc id 13264 rev 7 6.4 write status register (wrsr) the write status register (wrsr) instruction a llows new values to be written to the status register. before it can be accepted, a write enable (wren) instruction must previously have been executed. after the write enable (wren) instruction has been decoded and executed, the device sets the write enable latch (wel). the write status register (wrsr) instruct ion is entered by driving chip select (s ) low, followed by the instruction code and the data byte on serial data input (d). the instruction sequence is shown in figure 11 . the write status register (wrsr) instruction has no effect on b6, b5, b4, b1 and b0 of the status register. b6, b5 and b4 are always read as 0. chip select (s ) must be driven high after the rising edge of serial clock (c) that latches in the eighth bit of the data byte, and before the next rising edge of serial clock (c). otherwise, the write status register (wrsr) instruction is not executed. as soon as chip select (s ) is driven high, the self-timed write status register cycle (whose duration is t w ) is initiated. while the write status register cycle is in progress, the status register may still be read to check the value of the write in progress (wip) bit. the write in progress (wip) bit is 1 during the self-timed write status register cycle, and is 0 when it is completed. when the cycle is completed, the write enable latch (wel) is reset. figure 11. write status register (wrsr) sequence c d ai02282d s q 2 1 3456789101112131415 high impedance instruction status register in 0 765432 0 1 msb
m95m01-r, m95m01-w instructions doc id 13264 rev 7 21/41 the write status register (wrsr) instruction allows the user to change the values of the block protect (bp1, bp0) bits, to define the size of the area that is to be treated as read- only, as defined in ta b l e 4 . the write status register (wrsr) instruction also allows the user to set or reset the status register write disable (srwd) bit in accordance with the write protect (w ) signal. the status register write disable (srwd) bit and write protect (w ) signal allow the device to be put in the hardware protected mode (hpm). the write status register (wrsr) instruction is not executed once the hardware protected mode (hpm) is entered. the contents of the status register write disable (srwd) and block protect (bp1, bp0) bits are frozen at their current values from just before the start of the execution of write status register (wrsr) instruction. the new, updated, values take effect at the moment of completion of the execution of write status register (wrsr) instruction. the protection features of the device are summarized in ta bl e 2 . when the status register write disable (srwd) bit of the status register is 0 (its initial delivery state), it is possible to write to the status register provided that the write enable latch (wel) bit has previously been set by a write enable (wren) in struction, regardless of the whether write protect (w ) is driven high or low. when the status register write disable (srwd) bit of the status register is set to 1, two cases need to be considered, depending on the state of write protect (w ): if write protect (w ) is driven high, it is possible to write to the status register provided that the write enable latch (wel) bit has previously been set by a write enable (wren) instruction. if write protect (w ) is driven low, it is not possible to write to the status register even if the write enable latch (wel) bit has previously been set by a write enable (wren) instruction. (attempts to write to the status register are rejected, and are not accepted for execution). as a consequence, all the data bytes in the memory area that are software protected (spm) by the block protect (bp1, bp0) bits of the status register, are also hardware protected against data modification. table 5. protection modes w signal srwd bit mode write protection of the status register memory content protected area (1) 1. as defined by the values in the block protect ( bp1, bp0) bits of the status register, as shown in table 5 . unprotected area (1) 10 software protected (spm) status register is writable (if the wren instruction has set the wel bit) the values in the bp1 and bp0 bits can be changed write protected ready to accept write instructions 00 11 01 hardware protected (hpm) status register is hardware write protected the values in the bp1 and bp0 bits cannot be changed write protected ready to accept write instructions
instructions m95m01-r, m95m01-w 22/41 doc id 13264 rev 7 regardless of the order of the two events, the hardware protected mode (hpm) can be entered: by setting the status register write disabl e (srwd) bit after driving write protect (w ) low or by driving write protect (w ) low after setting the status register write disable (srwd) bit. the only way to exit the hardware protected mode (hpm) once entered is to pull write protect (w ) high. if write protect (w ) is permanently tied high, the hardware protected mode (hpm) can never be activated, and only the software protected mode (spm), using the block protect (bp1, bp0) bits of the status register, can be used.
m95m01-r, m95m01-w instructions doc id 13264 rev 7 23/41 6.5 read from memory array (read) as shown in figure 12 , to send this instruction to the device, chip select (s ) is first driven low. the bits of the instruction byte and address bytes are then shifted in, on serial data input (d). the address is loaded into an internal address register, and the byte of data at that address is shifted out, on serial data output (q). if chip select (s ) continues to be driven low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out. when the highest address is reached, the addr ess counter rolls over to zero, allowing the read cycle to be continued indefinitely. the whole memory can, therefore, be read with a single read instruction. the read cycle is terminated by driving chip select (s ) high. the rising edge of the chip select (s ) signal can occur at any time during the cycle. the first byte addressed can be any byte within any page. the instruction is not accepted, and is not executed, if a write cycle is currently in progress. figure 12. read from memory array (read) sequence 1. as shown in table 6 , the most significant addr ess bits are don?t care. table 6. address range bits (1) 1. bits a23 to a17 are don?t care. m95m01-r and m95m01-w address bits a16-a0 c d ai13878 s q 23 2 1 345678910 2829303132333435 2221 3210 36 37 38 76543 1 7 0 high impedance data out 1 instruction 24-bit address 0 msb msb 2 39 data out 2
instructions m95m01-r, m95m01-w 24/41 doc id 13264 rev 7 6.6 write to memory array (write) as shown in figure 13 , to send this instruction to the device, chip select (s ) is first driven low. the bits of the instruction byte, address byte, and at least one data byte are then shifted in, on serial data input (d). the instruction is terminated by driving chip select (s ) high at a byte boundary of the input data. in the case of figure 13 , this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is be ing used to write a single byte. the self-timed write cycle starts, and continues for a period t wc (as specified in ta bl e 1 5 ), at the end of which the write in progress (wip) bit is reset to 0. if, though, chip select (s ) continues to be driven low, as shown in figure 14 , the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal write cycle. the self- timed write cycle starts, and continues, for a period t wc (as specified in ta b l e 1 5 ), at the end of which the write in progress (wip) bit is reset to 0. each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. if the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (the page size is 256 bytes). the instruction is not accepted, and is not executed, under the following conditions: if the write enable latch (wel) bit has not been set to 1 (by executing a write enable instruction just before) if a write cycle is already in progress if the device has not been deselected, by chip select (s ) being driven high, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in) if the addressed page is in the region protected by the block protect (bp1 and bp0) bits. note: the self-timed write cycle, t w , is internally executed as a sequence of two consecutive events: [erase addressed byte(s)], followed by [program addressed byte(s)]. an erased bit is read as ?0? and a programmed bit is read as ?1?. figure 13. byte write (write) sequence 1. as shown in table 6 , the most significant addr ess bits are don?t care. c d ai13879 s q 23 2 1 345678910 2829303132333435 1413 3210 36 37 38 high impedance instruction 24-bit address 0 765432 0 1 data byte 39
m95m01-r, m95m01-w instructions doc id 13264 rev 7 25/41 figure 14. page write (write) sequence 1. as shown in table 6 , the most significant addr ess bits are don?t care. c d ai13880 s 34 33 35 36 37 38 39 40 41 42 44 45 46 47 32 c d s 15 2 1 345678910 2829303132333435 1413 3210 36 37 38 instruction 24-bit address 0 765432 0 1 data byte 1 39 43 765432 0 1 data byte 2 765432 0 1 data byte 3 65432 0 1 data byte n
ecc (error correction code) and write cycling m95m01-r, m95m01-w 26/41 doc id 13264 rev 7 7 ecc (error correction code) and write cycling the m95m01-r and m95m01-w devices offer an ecc (error correction code) logic which compares each 4-byte word with its associated 6 eeprom bits of ecc. as a result, if a single bit out of 4 bytes of data happens to be erroneous during a read operation, the ecc detects it and replaces it by the correct value. the read relia bility is therefor e much improved by the use of this feature. note however that even if a single byte has to be written, 4 bytes are internally modified (plus the ecc bits), that is, the addressed byte is cycled together with the other three bytes making up the word. it is therefore recommended to write by words of 4 bytes in order to benefit from the larger amount of write cycles. the m95m01-r and m95m01-w de vices are qualified at 1 millio n (1 000 000) write cycles, using a cycling routine that writes to th e device by multiples of 4-byte packets. 8 power-up and delivery state 8.1 power-up state after power-up, the device is in the following state: standby power mode deselected (after power-up, a falling ed ge is required on chip select (s ) before any instructions can be started). not in the hold condition write enable latch (wel) is reset to 0 write in progress (wip) is reset to 0 the srwd, bp1 and bp0 bits of the status register are unchanged from the previous power-down (they are non-volatile bits). 8.2 initial delivery state the device is delivered with the memory array set at all 1s (ffh). the status register write disable (srwd) and block protect (bp1 and bp0) bits are initialized to 0.
m95m01-r, m95m01-w maximum rating doc id 13264 rev 7 27/41 9 maximum rating stressing the device outside the ratings listed in ta bl e 7 may cause permanent damage to the device. these are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operat ing sections of this specification, is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. refer also to the stmicroe lectronics sure program and other relevant quality documents. table 7. absolute maximum ratings symbol parameter min. max. unit t a ambient operating temperature ?40 130 c t stg storage temperature ?65 150 c t lead lead temperature during soldering see note (1) 1. compliant with jedec std j-std-020c (for smal l body, sn-pb or pb assembly), the st ecopack ? 7191395 specification, and the european directive on re strictions on hazardous substances (rohs) 2002/95/eu c v o output voltage ?0.50 v cc +0.6 v v i input voltage ?0.50 6.5 v v cc supply voltage ?0.50 6.5 v i ol dc output current (q = 0) 5 ma i oh dc output current (q = 1) ?5 ma v esd electrostatic discharge voltage (human body model) (2) 2. aec-q100-002 (compliant wi th jedec std jesd22-a114a, c1=100pf, r1=1500 ? , r2=500 ? ) ?4000 4000 v
dc and ac parameters m95m01-r, m95m01-w 28/41 doc id 13264 rev 7 10 dc and ac parameters this section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. the parameters in the dc and ac characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters. figure 15. ac measurement i/o waveform table 8. operating conditions (m95m01-r6) symbol parameter min. max. unit v cc supply voltage 1.8 5.5 v t a ambient operating temperature ?40 85 c table 9. operating conditions (m95m01-w3) symbol parameter min. max. unit v cc supply voltage 2.5 5.5 v t a ambient operating temperature ?40 125 c table 10. ac measurement conditions symbol parameter min. max. unit c l load capacitance 100 pf input rise and fall times 50 ns input pulse voltages 0.2v cc to 0.8v cc v input and output timing reference voltages 0.3v cc to 0.7v cc v table 11. capacitance (1) 1. not 100% tested. symbol parameter test condition min. max. unit c out output capacitance (q) v out = 0 v 8 pf c in input capacitance (d) v in = 0 v 8 pf input capacitance (other pins) v in = 0 v 6 pf ai00825b 0.8v cc 0.2v cc 0.7v cc 0.3v cc input and output timing reference levels input levels
m95m01-r, m95m01-w dc and ac parameters doc id 13264 rev 7 29/41 table 12. dc characteristics (m95m01-r6) symbol parameter test condition min max unit i li input leakage current v in = v ss or v cc 2 a i lo output leakage current s = v cc , v out = v ss or v cc 2 a i cc supply current (read) c = 0.1v cc /0.9v cc at 2 mhz, v cc = 1.8 v, q = open 1.5 ma c = 0.1v cc /0.9v cc at 5 mhz, v cc = 2.5 v, q = open 4ma c = 0.1v cc /0.9v cc at 5 mhz, v cc = 5 v, q = open 5ma i cc0 (1) 1. characterized value, not tested in production. supply current (write) during t w , s = v cc ,5ma i cc1 supply current (standby power mode) s = v cc , v in = v ss or v cc , 1.8 v ? v cc < 2.5 v 3a s = v cc , v in = v ss or v cc , 2.5 v ? v cc ? 5.5 v 5a v il input low voltage 1.8 v ? v cc < 2.5 v ?0.45 0.25 v cc v 2.5 v ? v cc ? 5.5 v ?0.45 0.3 v cc v ih input high voltage 1.8 v ? v cc < 2.5 v 0.75 v cc v cc +1 v 2.5 v ? v cc ? 5.5 v 0.7 v cc v cc +1 v ol output low voltage i ol = 0.15 ma, v cc = 1.8 v 0.3 v v cc = 2.5 v, i ol = 1.5 ma or v cc = 5 v, i ol = 2 ma 0.4 v v oh output high voltage i oh = ?0.1 ma, v cc = 1.8 v 0.8 v cc v v cc = 2.5 v, i oh = ?0.4 ma or v cc = 5 v, i oh = ?2 ma
dc and ac parameters m95m01-r, m95m01-w 30/41 doc id 13264 rev 7 table 13. dc characteristics (m95m01-w3) (1) 1. preliminary data. symbol parameter test conditions) min. max. unit i li input leakage current v in = v ss or v cc 2 a i lo output leakage current s = v cc , v out = v ss or v cc 2 a i cc supply current (read) c = 0.1v cc /0.9v cc at 5 mhz, v cc = 2.5 v, q = open 4ma c = 0.1v cc /0.9v cc at 5 mhz, v cc =5 v, q = open 5ma i cc0 (2) 2. characterized value, not tested in production. supply current (write) during t w , s = v cc , 2.5 v < v cc < 5.5 v 6ma i cc1 supply current (standby power mode) s = v cc , v in = v ss or v cc , 2.5 v < v cc < 5.5 v 5a v il input low voltage ?0.45 0.3 v cc v v ih input high voltage 0.7 v cc v cc +1 v v ol output low voltage v cc = 2.5 v and i ol = 1.5 ma or v cc = 5 v and i ol = 2 ma 0.4 v v oh output high voltage v cc = 2.5 v and i oh = ?0.4 ma or v cc = 5 v and i oh = ?2 ma 0.8 v cc v
m95m01-r, m95m01-w dc and ac parameters doc id 13264 rev 7 31/41 table 14. ac characteristics ( m95m01-r6 and m95m01-w3 (1) , v cc ? 2.5 v ) 1. data concerning the m95m01-w3 are preliminary. test conditions specified in table 10 symbol alt. parameter min. max. unit f c f sck clock frequency d.c. 5 mhz t slch t css1 s active setup time 60 ns t shch t css2 s not active setup time 60 ns t shsl t cs s deselect time 60 ns t chsh t csh s active hold time 60 ns t chsl s not active hold time 60 ns t ch (2) 2. t ch + t cl must never be less than the shor test possible clock period, 1 / f c (max) t clh clock high time 90 ns t cl (2) t cll clock low time 90 ns t clch (3) 3. value guaranteed by characterizati on, not 100% tested in production. t rc clock rise time 2 s t chcl (3) t fc clock fall time 2 s t dvch t dsu data in setup time 20 ns t chdx t dh data in hold time 20 ns t hhch clock low hold time after hold not active 60 ns t hlch clock low hold time after hold active 60 ns t clhl clock low set-up time before hold active 0 ns t clhh clock low set-up time before hold not active 0 ns t shqz (3) t dis output disable time 80 ns t clqv t v clock low to output valid 80 ns t clqx t ho output hold time 0 ns t qlqh (3) t ro output rise time 80 ns t qhql (3) t fo output fall time 80 ns t hhqv t lz hold high to output valid 80 ns t hlqz (3) t hz hold low to output high-z 80 ns t w t wc write time 5 ms
dc and ac parameters m95m01-r, m95m01-w 32/41 doc id 13264 rev 7 table 15. ac characteristics ( m95m01-r6, v cc < 2.5 v ) test conditions specified in table 10 symbol alt. parameter min. max. unit f c f sck clock frequency d.c. 2 mhz t slch t css1 s active setup time 150 ns t shch t css2 s not active setup time 150 ns t shsl t cs s deselect time 200 ns t chsh t csh s active hold time 150 ns t chsl s not active hold time 150 ns t ch (1) 1. t ch + t cl must never be less than the shor test possible clock period, 1 / f c (max) t clh clock high time 200 ns t cl (1) t cll clock low time 200 ns t clch (2) 2. value guaranteed by characterizati on, not 100% tested in production. t rc clock rise time 2 s t chcl (2) t fc clock fall time 2 s t dvch t dsu data in setup time 50 ns t chdx t dh data in hold time 50 ns t hhch clock low hold time after hold not active 150 ns t hlch clock low hold time after hold active 150 ns t clhl clock low setup time before hold active 0 ns t clhh clock low setup time before hold not active 0 ns t shqz (2) t dis output disable time 200 ns t clqv (3) 3. t clqv must be compatible with t cl (clock low time): if the spi bus master offers a read setup time t su = 0ns, t cl can be equal to (or greater than) t clqv ; in all other cases, t cl must be equal to (or greater than) t clqv +t su . t v clock low to output valid 200 ns t clqx t ho output hold time 0 ns t qlqh (2) t ro output rise time 200 ns t qhql (2) t fo output fall time 200 ns t hhqv t lz hold high to output valid 200 ns t hlqz (2) t hz hold low to output high-z 200 ns t w t wc write time 5 ms
m95m01-r, m95m01-w dc and ac parameters doc id 13264 rev 7 33/41 figure 16. serial input timing figure 17. hold timing c d ai01447d s msb in q tdvch high impedance lsb in tslch tchdx tclch tshch tshsl tchsh tchsl tch tcl tchcl c q ai01448c s hold tclhl thlch thhch tclhh thhqv thlqz
dc and ac parameters m95m01-r, m95m01-w 34/41 doc id 13264 rev 7 figure 18. serial output timing c q ai01449f s d addr l s b in t s hqz tch tcl tqlqh tqhql tchcl tclqx tclqv t s h s l tclch
m95m01-r, m95m01-w package mechanical data doc id 13264 rev 7 35/41 11 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. figure 19. so8 narrow ? 8 lead plastic small outline, 150 mils body width, package outline 1. drawing is not to scale. table 16. so8 narrow ? 8 lead plastic small outline, 150 mils body width, package mechanical data symbol millimeters inches (1) 1. values in inches are converted from mm and rounded to 4 decimal digits. typ min max typ min max a 1.750 0.0689 a1 0.100 0.250 0.0039 0.0098 a2 1.250 0.0492 b 0.280 0.480 0.0110 0.0189 c 0.170 0.230 0.0067 0.0091 ccc 0.100 0.0039 d 4.900 4.800 5.000 0.1929 0.1890 0.1969 e 6.000 5.800 6.200 0.2362 0.2283 0.2441 e1 3.900 3.800 4.000 0.1535 0.1496 0.1575 e 1.270 ? ? 0.0500 - - h 0.250 0.500 0.0098 0.0197 k08 08 l 0.400 1.270 0.0157 0.0500 l1 1.040 0.0409 so-a e1 8 ccc b e a d c 1 e h x 45? a2 k 0.25 mm l l1 a1 gauge plane
package mechanical data m95m01-r, m95m01-w 36/41 doc id 13264 rev 7 figure 20. so8w ? 8 lead plastic small outline, 208 mils body width, package outline 1. drawing is not to scale. table 17. so8w ? 8 lead plastic small outline, 208 mils body width, package mechanical data symbol millimeters inches (1) 1. values in inches are converted from mm and rounded to 4 decimal digits. typ min max typ min max a 2.50 0.0984 a1 0.00 0.25 0.0000 0.0098 a2 1.51 2.00 0.0594 0.0787 b 0.40 0.35 0.51 0.0157 0.0138 0.0201 c 0.20 0.10 0.35 0.0079 0.0039 0.0138 cp 0.10 0.0039 d 6.05 0.2382 e 5.02 6.22 0.1976 0.2449 e1 7.62 8.89 0.3000 0.3500 e1.27? ?0.0500- - k 0 10 0 10 l 0.50 0.80 0.0197 0.0315 n8 8 6l_me e n cp b e a2 d c l a1 k e1 a 1
m95m01-r, m95m01-w package mechanical data doc id 13264 rev 7 37/41 figure 21. wlcsp ? 8 bump wafer length chip scale package 1. drawing is not to scale. 2. primary datum z and seating plane are defined by the spherical crowns of the bump. 3. bump position designation as per jesd 95-1, spp-010. table 18. wlcsp ? 8 bump wafer length chip scale package symbol millimeters inches (1) 1. values in inches are converted from mm and rounded to 4 decimal digits. typ min max typ min max a 0.580 0.555 0.605 0.0228 0.0219 0.0238 a1 0.230 0.0091 a2 0.350 0.0138 b 0.322 0.0127 d 3.570 3.685 0.1406 0.1451 e 2.050 2.165 0.0807 0.0852 e 0.600 0.0236 e1 2.400 0.0945 e2 1.200 0.0472 f 0.585 0.0230 g 0.425 0.0167 n (number of bumps) 8 aaa 0.110 0.0043 bbb 0.110 0.0043 ccc 0.110 0.0043 ddd 0.060 0.0024 eee 0.060 0.0024 w a fer ba ck s ide s ide view b u mp s ide d det a il a orient a tion reference orient a tion reference b u mp det a il a rot a ted b y 90 s e a ting pl a ne (2) b ( 8 x) note ( 3 ) a1 e a2 a e1 e2 e2 e g f a i16079 ?ccc m ?ddd m z x y z
part numbering m95m01-r, m95m01-w 38/41 doc id 13264 rev 7 12 part numbering for a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest st sales office. table 19. ordering information scheme example: m95m01 ? r mn 6 t p device type m95 = spi serial access eeprom device function m01 = 1024 kbits (131 072 8) operating voltage r = v cc = 1.8 v to 5.5 v w = v cc = 2.5 v to 5.5 v package mn = so8n (150 mils width) mw = so8w (208 mils width) cs = wlcsp device grade 6 = industrial temperature range, ?40 to 85 c. device tested with standard test flow 3 = automotive temperature range (?40 to 125 c) device tested with high reliability certified flow (1) 1. st strongly recommends the use of the automotive grade devices for use in an automotive environment. the high reliability certified fl ow (hrcf) is described in the q uality note qnee9801. please ask your nearest st sales office for a copy. option blank = standard packing t = tape and reel packing plating technology p or g = ecopack ? (rohs compliant)
m95m01-r, m95m01-w part numbering doc id 13264 rev 7 39/41 table 20. available products (package, voltage range, temperature grade) package m95m01-r (1.8 v to 5.5 v) m95m01-w (2.5 v to 5.5 v) so8 (mn) range 6 range 3 so8wide (mw) range 6 - wlcsp (cs) range 6 -
revision history m95m01-r, m95m01-w 40/41 doc id 13264 rev 7 13 revision history table 21. document revision history date revision changes 13-mar-2007 1 initial release. 15-may-2007 2 v cc conditions modified in table 15: ac characteristics (m95m01-r6, vcc < 2.5 v) . small text changes. 21-jun-2007 3 the device endurance is specified at more than 1 000 000 (1 million) cycles (corrected on page 1 ). 17-jul-2007 4 schmitt trigger inputs for enhanced noise margin added to features on page 1 . v il and v ih values modified according to voltage range in table 12: dc characteristics (m95m01-r6) . 24-jan-2008 5 document status promot ed from preliminary data to full datasheet. i cc0 modified in table 12: dc characteristics (m95m01-r6) . in section 11: package mechanical data , values in inches are converted from mm and rounded to 4 decimal digits. table 20: available products (package, voltage range, temperature grade) added. small text changes. 07-may-2009 6 wlcsp package added (see figure 3: wlcsp connections (bottom view, bump side) and section 11: package mechanical data ). section 3: connecting to the spi bus updated. section 4.1: supply voltage (vcc) updated. note added to section 6.6: write to memory array (write) . note added to table 15: ac characteristics (m95m01-r6, vcc < 2.5 v) . figure 16: serial input timing , figure 17: hold timing and figure 18: serial output timing updated. ecopack text updated under section 11: package mechanical data . 30-jul-2009 7 m95m01-w device grade 3 devices added (see table 9: operating conditions (m95m01-w3) , table 13: dc characteristics (m95m01-w3) , table 14: ac characteristics (m95m01-r6 and m95m01-w3, vcc 3 2.5 v) and table 19: ordering information scheme ).
m95m01-r, m95m01-w doc id 13264 rev 7 41/41 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2009 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of M95M01-RMN6TG

	To Download M95M01-RMN6TG Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .